

8080 MICROPROCESSOR

8. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +150°C
All Input or Output Voltages	
With Respect to V_{BB}	-0.3V to +20V
V_{CC} , V_{DD} and V_{SS} With Respect to V_{BB}	-0.3V to +20V
Power Dissipation	1.5W

*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

8-1. D.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$, to 70°C , $V_{DD} = +12\text{V} \pm 5\%$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$, Unless Otherwise Noted.

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Condition	
V_{ILC}	Clock Input Low Voltage	$V_{SS}-1$		$V_{SS}+0.6$	V	$I_{OL} = 1.7\text{mA}$ on the Data Bus $I_{OL} = .75\text{mA}$ on all other outputs $I_{OH} = 100\mu\text{A}$.	
V_{IHC}	Clock Input High Voltage	$V_{DD}-1$		$V_{DD}+1$	V		
V_{IL}	Input Low Voltage	$V_{SS}-1$		$V_{SS}+0.8$	V		
V_{IH}	Input High Voltage	3.3		$V_{CC}+1$	V		
V_{OL}	Output Low Voltage			0.45	V		
V_{OH}	Output High Voltage	3.7			V		
$I_{DD(AV)}$	Avg. Power Supply Current (V_{DD})		40	67	mA		Operation $T_A = 25^\circ\text{C}$ $T_{CY} = .48\mu\text{sec}$
$I_{CC(AV)}$	Avg. Power Supply Current (V_{CC})		60	75	mA		
$I_{BB(AV)}$	Avg. Power Supply Current (V_{BB})		.01	1	mA		
I_{IL}	Input Leakage			± 10	μA		$V_{SS} \leq V_{IN} \leq V_{CC}$
I_{CL}	Clock Leakage			± 10	μA	$V_{SS} \leq V_{CLOCK} \leq V_{DD}$	
$I_{DL}^{[3]}$	Data Bus Leakage in Input Mode			-100	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$	
I_{FL}	Address and Data Bus Leakage During HOLD			+10 -100	μA	$V_{ADDR/DATA} = V_{CC}$ $V_{ADDR/DATA} = V_{SS}$	

8-2. CAPACITANCE

$T_A = 25^\circ\text{C}$ $V_{CC} = V_{DD} = V_{SS} = 0\text{V}$, $V_{SS} = -5\text{V} \pm 5\%$

Symbol	Parameter	Typ.	Max.	Unit	Test Condition
C_ϕ	Clock Capacitance	10	20	pf	$f_c \approx 1\text{MHz}$
C_{IN}	Input Capacitance	5	10	pf	Unmeasured Pins
C_{OUT}	Output Capacitance	10	20	pf	Returned to V_{SS}

NOTES:

- The RESET signal must be active for a minimum of 3 clock cycles.
- When DBIN is high and $V_{IN} > V_{IH}$ an active pull up of nominally $2\text{k}\Omega$ will be switched onto the Data Bus.
- $\Delta I_{\text{supply}} / \Delta T_A = -0.45\%/^\circ\text{C}$.

TYPICAL SUPPLY CURRENT VS. TEMPERATURE, NORMALIZED. [4]

