

8080 MICROPROCESSOR

8-3. A.C. CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = +12\text{V} \pm 5\%$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$, Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
$t_{CY}^{[3]}$	Clock Period	0.48	2.0	μsec	
t_r, t_f	Clock Rise and Fall Time	5	50	nsec	
$t_{\phi 1}$	ϕ_1 Pulse Width	60		nsec	
$t_{\phi 2}$	ϕ_2 Pulse Width	220		nsec	
t_{D1}	Delay ϕ_1 to ϕ_2	0		nsec	
t_{D2}	Delay ϕ_2 to ϕ_1	70		nsec	
t_{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	130		nsec	
$t_{DA}^{[2]}$	Address Output Delay From ϕ_2		200	nsec	$R_L = 4.5\text{k}\Omega, C_L = 100\text{pf}$
$t_{DD}^{[2]}$	Data Output Delay From ϕ_2		220	nsec	$R_L = 2.1\text{k}\Omega, C_L = 100\text{pf}$
$t_{DC}^{[2]}$	Signal Output Delay From ϕ_1 , or ϕ_2 (SYNC, $\overline{\text{WR}}$ WAIT HLDA)		120	nsec	$R_L = 4.5\text{k}\Omega, C_L = 50\text{pf}$
$t_{DF}^{[2]}$	DBIN Delay From ϕ_2	25	140	nsec	$R_L = 2.1\text{k}\Omega, C_L = 50\text{pf}$
$t_{DI}^{[1]}$	Delay for Input Bus to Enter Input Mode During DBIN		t_{DF}	nsec	
t_{DS1}	Data "Setup Time" During ϕ_1 and DBIN	50		nsec	

TIMING WAVEFORMS ^[12]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 9.5V, "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)

