



8080 MICROPROCESSOR

A.C. CHARACTERISTICS (Continued)

$T_A = 0^\circ\text{C}$ to 70°C , $V_{DD} = +12\text{V} \pm 5\%$, $V_{CC} = +5\text{V} \pm 5\%$, $V_{BB} = -5\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$, Unless Otherwise Noted


Symbol	Parameter	Min.	Max.	Unit	Test Condition
t_{DS2}	Data "Setup Time" to ϕ_2 During DBIN	150		n sec	$R_L = 4.5\text{k}\Omega$, $C_L = 50\text{pf}$
$t_{DH}^{[1]}$	Data "Hold Time" From ϕ_2 During DBIN	t_{DF}		n sec	
$t_{IE}^{[2]}$	INTE Output Delay From ϕ_2		200	n sec	
t_{RS}	Ready "Setup Time" During ϕ_2	120		n sec	
t_{HS}	Hold "Setup Time" to ϕ_2	140		n sec	
t_{IS}	INT "Setup Time" During ϕ_2 (During ϕ_1 in Halt Mode)	180		n sec	
t_H	"Hold Time" From ϕ_2 (Ready, INT, Hold)	0		n sec	
t_{FD}	Delay to Float During Hold (Address and DATA BUS)		120	n sec	$R_L = 4.5\text{k}\Omega$, $C_L = 100\text{pf}$
$t_{WA}^{[2]}$	Address Stable From \overline{WR}	t_{D3}		n sec	
$t_{AW}^{[2]}$	Address Stable Prior to \overline{WR}	[5]		n sec	
$t_{WD}^{[2]}$	Output Data Stable From \overline{WR}	t_{D3}		n sec	
$t_{DW}^{[2]}$	Output Data Stable Prior to \overline{WR}	[6]		n sec	$R_L = 2.1\text{k}\Omega$, $C_L = 100\text{pf}$

- NOTES: 1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured.
2. Load circuit



$$3. t_{CY} = t_{D3} + t_{r\phi 2} + t_{\phi 2} + t_{f\phi 2} + t_{D2} + t_{r\phi 1} \geq 480\text{ns.}$$

TYPICAL Δ OUTPUT DELAY VS. Δ CAPACITANCE



- The following are relevant when interfacing the 8080 to devices having $V_{IH} = 3.3\text{V}$:
 - Maximum output rise time from .8V to 3.3V = 140ns @ $C_L = \text{SPEC}$.
 - Output delay when measured to 3.0V = SPEC + 60ns @ $C_L = \text{SPEC}$.
 - If $C_L \neq \text{SPEC}$ add .6ns/pf if $C_L > C_{\text{SPEC}}$, subtract .3ns/pf (from modified delay) if $C_L < C_{\text{SPEC}}$.
- $t_{AW} = 2 t_{CY} - t_{D3} - t_{r\phi 2} - 120\text{nsec}$.
- $t_{DW} = t_{CY} - t_{D3} - t_{r\phi 2} - 150\text{nsec}$.
- Data in must be stable for this period during DBIN *T₃. Both t_{DS1} and t_{DS2} must be satisfied.
- Ready signal must be stable for this period during T₂ or T_W. (Must be externally synchronized.)
- Hold signal must be stable for this period during T₂ or T_W when entering hold mode, and during T₃, T₄, T₅ and T_{WH} when in hold mode. (Must be externally synchronized.)
- Interrupt signal must be stable during this period of the last clock cycle of any instruction to be recognized on the following instruction. (External synchronization is not required.)
- During halt mode only, timing is with respect to ϕ_1 falling edge.
- This timing diagram shows timing relationships only, it does not represent any specific machine cycle.