

## 3. PROCESSOR INSTRUCTION SET

### 3-1. COMPLETE FUNCTIONAL DEFINITION

The following pages present a detailed description of the complete 8080 Instruction Set.

| Symbols      | Meaning   |
|--------------|---|
| <B2>         | Second byte of the instruction  |
| <B3>         | Third byte of the instruction   |
| r            | One of the scratch pad register references: A, B, C, D, E, H, L   |
| c            | One of the following flag flip-flop references:<br>flag flip-flops.<br>Condition for True<br>carry — Overflow, underflow<br>zero — Result is zero<br>sign — MSB of result is "1"<br>parity — Parity of result is even |
| M            | Memory location indicated by the contents of registers H and L  |
| ( )          | Contents of location or register  |
| $\wedge$     | Logical product   |
| $\vee$       | Exclusive "or"  |
| V            | Inclusive "or"  |
| $r_m$        | Bit m of register r   |
| SP           | Stack Pointer   |
| PC           | Program Counter   |
| $\leftarrow$ | Is transferred to   |
| XXX          | A "don't care"  |
| SSS          | Source register for data  |
| DDD          | Destination register for data   |

  

| Register #<br>(SSS or DDD) | Register Name |
|----------------------------|---------------|
| 000                        | B             |
| 001                        | C             |
| 010                        | D             |
| 011                        | E             |
| 100                        | H             |
| 101                        | L             |
| 110                        | Memory        |
| 111                        | ACC           |

*scratch pad*

### 8080 INSTRUCTION SET

| Mnemonic   | Bytes | Cycles | Description of Operation   |
|--|-------|--------|--|
| <i>Lr r2</i> MOV r <sub>1</sub> , r <sub>2</sub> | 1     | 1      | (r <sub>1</sub> ) ← (r <sub>2</sub> ) Load register r <sub>1</sub> with the content of r <sub>2</sub> . The content of r <sub>2</sub> remains unchanged. |
| MOV r, M   | 1     | 2      | (r) ← (M) Load register r with the content of the memory location addressed by the contents of registers H and L.  |
| MOV M, r   | 1     | 2      | (M) ← (r) Load the memory location addressed by the contents of registers H and L with the content of register r.  |
| <i>Lr I</i> MVI r<br><B <sub>2</sub> >           | 2     | 2      | (r) ← <B <sub>2</sub> > Load byte two of the instruction into register r.  |
| MVI M<br><B <sub>2</sub> >                       | 2     | 3      | (M) ← <B <sub>2</sub> > Load byte two of the instruction into the memory location addressed by the contents of registers H and L.                        |